Abstract: Coherence is an important quality of radar signal. DDS + PLL Hybrid scheme becomes one of the most important and dynamic research in signal generating. In this paper, a novel DDS + PLL Hybrid scheme with the sweeping voltage circuitry is proposed to solve the problems in the classical scheme, such as poor stability, large design difficulty and long acquisition time. Meanwhile, pre-distortion is also proposed to compensate the static phase error, which improves the coherence and pulse compression performance. The measurements of the test system indicate the proposed scheme reduces the acquisition time and improves the coherence effectively.
Introduction
Coherent signals are widely employed in modern radar system. The coherence means that the generated signals remain the same waveform and stable reference phase for a signal train.
The coherent signal generating techniques include direct coherent signal synthesis and indirect coherent signal synthesis. Direct Digital Waveform Synthesizer (DDWS) and Direct Digital Synthesizer (DDS) are direct coherent signal synthesizers which are widely used [1] . They have the characters of high frequency resolution, fast switching and easy to be controlled. But the frequency of generated signal is limited, the harmonics and spurs in the generated signal are serious because they work in digital way. Compared with the direct coherent signal synthesizers, the indirect coherent signal synthesizers are much simpler and have the ability of generating signal with high frequency [2] . However the switching time is long, due to the feed back in the indirect structure, and the frequency resolution is low. Anyway, the most popular coherent signal synthesis techniques are DDWS, DDS and Phase Locked Loop (PLL) nowadays.
To utilize the advantages in the different signal synthesis techniques, the schemes of mixed signal synthesizers are developed by combining two or more synthesis techniques, for example, DDS + PLL Hybrid scheme. With the reference clock f c Linearity Frequency Modulate (LFM) signal with low carrier frequency and narrow bandwidth is generated by the DDS and used as the driving signal of PLL. PLL tracks the driving signal. The divider in the feed back path realized the expansion of spectrum. The lowpass filter in the loop suppresses the harmonics and spurs to improve the Signal Noise Ratio (SNR). In this scheme, the frequency resolution is:
Where f c is the frequency of the reference clock, A is the bit-width of the accumulator in DDS, N is the divided ratio in the feedback path of PLL, and R is the reference divider ratio of PLL. For DDS is a direct coherent signal synthesizer, the driving signal is coherent with the reference clock. For PLL is a phase transfer system, the phase error between the output and the input, in theory, keeps zero or a constant in locking state, and it is certain that the signal generated by the DDS + PLL Hybrid scheme is coherent. However, influenced by the phase errors introduced by the DDS, PLL and external disturb, the coherence will be degraded.
In the paper, we proposed a novel scheme with an additional voltage sweeping circuitry to the classical DDS + PLL Hybrid structure, which brings in the benefits of decreasing the PLL types, shortening the acquisition time. The pre-distortion is employed to improve the pulse compression performance by compensating the static phase error. Correlation coefficient is taken as a parameter to evaluate coherence.
A novel signal generator scheme
The novel signal generator is shown in Fig. 1 which is realized by the classical DDS + PLL Hybrid scheme with sweeping voltage.
In the novel scheme, the sweeping voltage V s is provided by the Voltage sweeping circuitry. Digital-Analog Converter (DAC) reconstructs the analog voltage with the sample data of the practical Voltage Control Oscillator (VCO) voltage-frequency characteristic curve. Low-pass filter (LF) is placed behind the DAC to depress the noise. The narrow band driving signal generated by DDS is connected to the reference port in the Phase Detector (PD). The VCO output is fed back to PD across the divider. The PD measures the phase error between the driving signal and the divided VCO output to form the controlling voltage V pll . The sweeping voltage V s and the controlling voltage V pll are applied to the summer and form the total voltage V c for VCO.
PLL type
As the discussion in [3] , the phase errors are quite different in locking state of different type PLLs with different inputs, which is shows in Table I .
From the table, we know that in the case of LFM signal input, to get zero phase error, type 3 PLL is needed at least. But in reality, the type exceeds 2, the stability is reduced and the design difficulty is increased. In the novel scheme, the ramp voltage provided by the voltage sweeping circuitry is applied to the VCO which causes the frequency to sweep. The PLL works in the status of phase step acquisition, and type 1 PLL is enough.
Acquisition time
An important issue in PLL is the acquisition time. The loop starts out in an unlocked condition and must be brought into lock, either by its own natural actions or by the help of auxiliary circuitries. The process of bringing a loop into lock is called acquisition. The time consumed in the acquisition process is acquisition time which determines the frequency switching speed.
Charge-Pump Phase-Locked Loops (CPPLL) is a typical widely used PLL. The acquisition process in CPPLL of 2 nd order type 2 is divided into frequency pull-in process and phase acquisition process depends on whether the beat note between the down-scaled frequency and the reference frequency is within the pull-in limitation Δω p . When the driving signal is applied, an initial beat note frequency appears. The frequency pull-in process initiates and the beat note decreases. When the beat note reaches the pull-in limitation Δω p , the frequency pull-in process accomplishes, and phase acquisition process starts. The times consumed in the two processes are defined as frequency pull-in time and phase acquisition time.
With the help of the sweeping voltage, the beat note is pulled in the pull-in limitation immediately. Therefore, the pull-in time is reduced greatly. If the sweeping voltage is the same as the practical voltage corresponding to the output frequency, the frequency pull-in time is reduced to be zero ideally. Therefore, we reconstruct the actual voltage to improve the frequency accuracy and reduce the frequency pull-in time maximized. The practical voltage-frequency characteristic curve is nonlinearity. For instance, the VCO characteristic curve of ROS-2800-719+ is shown in Fig. 2 . The red curve figures out the ideal voltage-frequency characteristic and the blue line figures out the actual VCO voltage-frequency characteristic. The actual one approximates to a straight line in the range of 2 V to 15 V. The nonlinearity is serious when the voltage exceeds 15 V.
Pre-distortion
The phase error of the novel scheme mostly originates from the driving signal and VCO. From the literatures [2] , we conclude that the phase error contains static phase error and stochastic noise. Some measures such as the narrow band of the loop filter in the PLL have the abilities of suppressing the stochastic phase error in the driving signal generated by DDS. The predistortion is proposed to compensate the static phase error.
The novel scheme is treated as a whole and supposed to be a linear system when the PLL is in the locking state. The ideal system transfer function is supposed to be T(s). Take the ideal phase θ(s) as an input, the phase of output is:
For an actual circuitry, the transfer function is not ideal which is supposed to be T '(s). To keep the output ideal, it has to distort the input to be θ'(s).
From Eq. (2) and Eq. (3), the distorted input is obtained:
The static phase error between the actual input and the ideal input is:
The static phase error can be measured and calculated with a particular output [4] . In time domain, the static phase error can be extracted by the subtraction of the phases of the ideal signal and the actual signal with the complex forms. In fact, the static phase error is approximated by an n-th order polynomial. The phase after the phase modulator is predistorted to be
3 Coherence analyses
Waveform
The coherent accumulation is widely used in radars system. Coherent accumulation requires the signals have the same waveform and stable phase reference. Therefore, the same pulse compression appearance is one of the basic requirements. The similarity of compression appearance can be evaluated by the parameters including the main lobe width and Peak Side Lobe Ratio (PSLR). With the pre-distortion, the static phase error is compensated to be zero, and there is only influence of stochastic phase noise. The stochastic phase noise only impacts the Integrated Side Lobe Ratio (ISLR), and doesn't impact the main lobe width. So, it is concluded, the signals have the same pulse compression appearance. Therefore, the signals have the same waveform.
Phase stable
The phase stable is another major issue in coherent radar signal. The driving signal of PLL output by the DDS is based on the system reference clock in the novel scheme. With the stable system reference clock, the output of DDS is coherent signal. In the novel scheme, the phase error between the VCO output and the driving signal keeps zero in the locking state in theory. Therefore, if the system reference clock is stable, the novel scheme outputs are coherent signals. However, in practice, there are many inevitable influences. One influence is the unstable initial phase caused by the uncertain phase in the acquisition process; the other important one is the error in the DDS output and nonlinearity noise in VCO. These two influences are discussed separately.
To remove the uncertain phase in the acquisition process, a stable pulse gate, which is used to extract the certain phase part, is needed. Moreover, in pulsed radar, the signal is not a continuous waveform but a pulse, so the extraction is necessary. The extraction process is shown in Fig. 3 .
In the novel scheme, SYNC is a synchronized signal, illustrated in Fig. 3 , generated in the digital circuitry by counting the reference clock of DDS. It is a digital signal and has the fixed phase towards the reference clock. Its setup time is about dozens of picoseconds (ps). The rising edge of SYNC is the timing when the DDS and the sweeping voltage start to output. At that moment, the PLL enters the acquisition process. PLL gets locked within T Lock . The desired LFM signal is generated after the PLL enters the locking state. After the time of T pw , the output frequency reaches the up-limitation, the frequency of DDS output and the sweeping voltage drop down immediately. PLL enters the acquisition process again. The pulse gate of T pw is employed to extract the signal. The pulse gate is also generated in digital way to ensure the short setup time for avoiding the 
Then, we analyze the interferences to coherence by phase error, which is brought in by the DDS and VCO [2] . Based on the division of static phase error and stochastic noise, supposing the signal train generated in the novel scheme is:
Where ω car is carrier frequency, Λ is the modulated ratio, φ i (t) is the static phase error, n i (t) is stochastic noise. For a train of signals s 1 (t), s 2 (t), s 3 (t), ……, s n (t), the correlation coefficient is defined as:
There are three possible values for r ik : if |r ik | is 1, signals are all coherent; if r ik is 0, signals are independent and orthogonal; if r ik is other value, signals are correlative. In Eq. (7), φ i and φ k are the static phase errors, n i (t) and n k (t) are the stochastic noises. If there is only static phase noise, the correlation coefficient is:
Obviously, without stochastic noise, the correlation coefficient has certain relationship with the difference between the two static phase errors. If the static phase error remains the same for all signals, the signals are coherent. Practically, the stochastic noise can't be neglected. And the static phase error can be compensated to be zero by the pre-distortion proposed previously which makes φ i φ k 0. Suppose n i (t) and n k (t) are independent stochastic processes with normal distribution of N i ;
In that case, Eq. (7) is simplified to be:
Take υ as cos(n Δ (t)), the probability density of υ can be calculated as:
The stochastic phase noise is supposed to be independent identically distribution where μ i μ k 0 and
The mathematical expectation of υ is:
(12)
The mathematical expectation of υ with standard deviation is shown in Fig. 4 .
The correlation coefficient |r ik | is lower than 1 for the interference of stochastic noise. The correlation coefficient approaches to 1 when the standard deviation approaches zero. This is easy to be understood, the smaller of the standard deviation of stochastic noise, less of the interference, and stronger of the coherent.
Test circuitry
A test system has been built with commercially available components on four modules which are designed for different purpose before. The construction is shown in Fig. 5 .
The four modules are DDS module, DA module, filter and summer module, PFD and VCO module.
The PLL is active 3 rd order type 2. This PLL contains additional pole which is used to suppress higher-frequency disturbances than the ideal 2 nd order type 2 PLL. The pole frequency is designed to be sufficiently larger than the desired loop bandwidth that these high-frequency poles are ignored. So the PLL approximates to ideal 2 nd order type 2. The controlling voltage V PLL and the sweeping voltage V S are imported into invert phase summer to form the total voltage V C . Due to the test system is built with separate PCBs, the electro magnetic compatibility (EMC) is worse, phase noise is serious. To reduce the influence, the coaxialcables are used to connect the modules, and the power supplies are provided separately.
Experiment result
The waveform of the signal in one pulse is recorded by a single-shot acquisition of a 50 GSPS real-time oscilloscope modeled DPO71254. The frequency of the generated signal is 1350 MHz～1950 MHz, the bandwidth is 600 MHz, the pulse duration is 120 μs, and the frequency modulation (FM) rate is 5 MHz/μs.
Acquisition time
The acquisition time is difficult to be measured because the lock-in point is hard to be determined. In this paper, we fix the lock-in point in terms of the phase error: if the phase error falls into the range of ±10ﾟ, starts to oscillate in a small range, and diminishes, it is defined locked in. Based on this assumption, the phase error of 2 MHz loop bandwidth is drawn in Fig. 6 . The red one is the phase error of the waveform, and the black one is the high-order polynomial curve. We zoom the front part to show the lock-in point.
In Fig. 6 , the phase error is very large at the beginning, and diminishes quickly. We find the lock-in point and mark it, which is shown as the dot. The acquisition time is 0.987 μs reading from the figure. The acquisition time of the same PLL can also be calculated by "ADIsimPLL.exe" provided by ADI, and the phase acquisition time and frequency pull-in time are 0.894 μs and 1.55 μs. Obviously, the total acquisition time is decreased to approach the phase acquisition time. The novel scheme proposed in this paper is effective to reduce the frequency pull-in time.
Phase error
Based on the analysis in the previous section, the phase error includes static phase error and stochastic noise. The stochastic noise has various sources. For the DDS, one cause is the large step-size stair-like variation in timefrequency domain. To suppress this spur, the frequency step should be higher than the bandwidth of the loop filter. The harmonics and spurs caused by the phase truncation, amplitude quantization and unideal Digital-to-Analog Converter (DAC) in DDS can be minimized by the narrow loop bandwidth of PLL. But on the other hand, narrow loop bandwidth causes long acquisition time. So the bandwidth is a trade-off between the interference suppression and acquisition time minimize. We design the loop bandwidth to be 2 MHz.
The static phase error influences the pulse compression and coherence. The pre-distortion method is proposed to compensate the static phase error. The AD9910 supports phase modulation by a phase modulator behind the phase accumulator. We can use the integrated static 1024 word × 32-bit RAM to store the phase modulation data or the parallel interface to inject the modulation data with the speed of a quarter the system clock.
The phase error extracting method introduced in [4] is applied to the signal generated by the test system. The phase error is shown in Fig. 7 (a) in red. The high order polynomial is used to fitting the static phase error and shown in black in Fig. 7 (a) . Subtracting the fitting polynomial from the phase error, the static phase error is compensated and stochastic noise is left which is shown in Fig. 7 (b) .
Uniform and Normal Probability Distribution Functions (PDF) is employed to match the distribution of stochastic noise in Fig. 7 (b) , and the PDFs are shown in Fig. 8 (a) . Intuitively, Normal PDF gets good matching with the original PDF. To judge the two distributions quantitatively, Chisquare test [5] is employed. From the result shown in Fig. 8 (b) , Normal distribution is good to model the stochastic noise by the criteria of the lower the matching better. So we consider the stochastic phase noise is normal distribution, the mean and root mean square error (RMSE) are 0ﾟ and 11.22ﾟ respectively.
After pre-distortion, the phase error is shown in Fig. 9 . The mean and RMSE of the phase noise are 0ﾟ and 13.73ﾟ. The RMSE is somewhat bigger than the one in Fig. 7 (b) for the compensation in Fig. 7 is ideal and the practical pre-distortion couldn't compensate the static phase error entirely. The compensation is realized by the phase modulator in the DDS with the static phase error data stored in the RAM. But the RAM is limited to be 1024 word which causes the compensation roughly. We believe that, with bigger RAM or the real time data input across the parallel port, the accurate compensate can be realized, and the RMSE will more coincide with the ideal.
Pulse compression
To depress the side lobe, the Hamming weight is taken. The pulse compressions are implemented before and after pre-distortion. Fig. 10 (a) is the pulse compression result of the original signal without pre-distortion, and Fig. 10 (b) is the pulse compression result of the signal with predistortion. The blue curve is the pulse compression of actual signal generated by the test circuit; the red curve is the pulse compression of ideal signal which is used for comparison.
In Fig. 10 (a) , the side lobe is about À28 dB. And after pre-distortion, the side lobe drops lower than À38 dB, and the width of main-lobe is as same as the ideal one. By calculating, the ISLR of the signal generated by the novel scheme is À9.5 dB towards À9.9 dB for the ideal. The predistortion improves the pulse compression quality of single pulse. Pulse compression is applied to a train of signals, and the compression results are same as Fig. 10 (b) . From the same compression results, we conclude that the signals generated in the novel scheme have the same waveform.
Coherence
Signal stability is analyzed by means of persistence with an accumulation of multi-cycle waveforms which is implemented by the real-time oscilloscope. From the screenshot shown in Fig. 11 , we can see that the persistence has good focus which means the signal is stable.
The correlation coefficient matrix is used to evaluate the coherence of a signal train. The coherent matrix of 16 signal pulses is shown in Fig. 12 . The mean is 0.94. From Eq. (12) we get the correlation coefficient which is 0.94 when the RMSE of the stochastic noise is 14.00ﾟ in theory. The RMSE of the phase noise in the signals generated by the novel scheme is 13.73ﾟ which is calculated in the previous section. This coincides with the theory.
Conclusions
In the classical DDS + PLL Hybrid scheme, there are some drawbacks, such as large static phase error, long acquisition time and weak coherence. Based on the analysis towards these drawbacks, we proposed a novel and practical scheme for the generation of LFM signals, aiming at the application of coherent radars. With the help of the sweeping voltage provided by the sweeping voltage circuitry, the design difficulty is reduced, the stability is improved, and the acquisition time is shortened. To reduce the static phase error, pre-distortion is also proposed.
Experiments have been taken on the test system. The signal generated in the test system has the bandwidth of 600 MHz and pulse duration of 
